




TMT4N60 / TMTF4N60 N-CHANNEL POWER MOSFET

General Description		Product Summary		
The TMT4N60 & TMTF4N60 have been fabricated using an advanced high voltage MOSFET process that is designed to deliver high levels of performance and robustness in popular AC-DC applications. By providing low $R_{DS(on)}$, C_{iss} and C_{rss} along with guaranteed avalanche capability these parts can be adopted quickly into new and existing offline power supply designs.		V_{DS} I_D (at $V_{GS}=10V$) $R_{DS(ON)}$ (at $V_{GS}=10V$)	600V 4A $< 2.2\Omega$	
		100% UIS Tested 100% R_g Tested		
				
Top View				
TO-220AB  TMT4N60	TO-220F  TMTF4N60			
Absolute Maximum Ratings $T_A=25^\circ C$ unless otherwise noted				
Parameter	Symbol	TMT4N60	TMTF4N60	Units
Drain-Source Voltage	V_{DS}	600		V
Gate-Source Voltage	V_{GS}	± 30		V
Continuous Drain Current ^A	I_D	4	4*	A
$T_C=100^\circ C$		2.7	2.7*	
Pulsed Drain Current ^C	I_{DM}	16		A
Avalanche Current ^C	I_{AR}	2.5		A
Repetitive avalanche energy ^C	E_{AR}	94		mJ
Single plused avalanche energy ^G	E_{AS}	188		mJ
MOSFET dv/dt ruggedness	dv/dt	50		V/ns
Peak diode recovery dv/dt		5		
Power Dissipation ^B	P_D	104	35	W
$T_C=25^\circ C$		0.83	0.28	W/ $^\circ C$
Junction and Storage Temperature Range	T_J , T_{STG}	-55 to 150		$^\circ C$
Maximum lead temperature for soldering purpose, 1/8" from case for 5 seconds	T_L	300		$^\circ C$
Thermal Characteristics				
Parameter	Symbol	TMT4N60	TMTF4N60	Units
Maximum Junction-to-Ambient ^{A,D}	R_{thJA}	65	65	$^\circ C/W$
Maximum Case-to-sink ^A	R_{thCS}	0.5	--	$^\circ C/W$
Maximum Junction-to-Case	R_{thJC}	1.2	3.6	$^\circ C/W$

* Drain current limited by maximum junction temperature.

Electrical Characteristics ($T_J=25^\circ\text{C}$ unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
STATIC PARAMETERS						
BV_{DSS}	Drain-Source Breakdown Voltage	$I_D=250\mu\text{A}, V_{GS}=0\text{V}, T_J=25^\circ\text{C}$	600			V
$BV_{DSS}/\Delta T_J$	Breakdown Voltage Temperature Coefficient	$I_D=250\mu\text{A}, V_{GS}=0\text{V}$		0.69		$\text{V}/^\circ\text{C}$
I_{DSS}	Zero Gate Voltage Drain Current	$V_{DS}=600\text{V}, V_{GS}=0\text{V}$		1		μA
		$V_{DS}=480\text{V}, T_J=125^\circ\text{C}$		10		
I_{GSS}	Gate-Body leakage current	$V_{DS}=0\text{V}, V_{GS}=\pm 30\text{V}$			± 100	nA
$V_{GS(\text{th})}$	Gate Threshold Voltage	$V_{DS}=5\text{V}, I_D=250\mu\text{A}$	3	4	4.5	V
$R_{DS(\text{ON})}$	Static Drain-Source On-Resistance	$V_{GS}=10\text{V}, I_D=2\text{A}$		1.9	2.2	Ω
g_{FS}	Forward Transconductance	$V_{DS}=40\text{V}, I_D=2\text{A}$		7.4		S
V_{SD}	Diode Forward Voltage	$I_S=1\text{A}, V_{GS}=0\text{V}$		0.77	1	V
I_S	Maximum Body-Diode Continuous Current				4	A
I_{SM}	Maximum Body-Diode Pulsed Current				16	A
DYNAMIC PARAMETERS						
C_{iss}	Input Capacitance	$V_{GS}=0\text{V}, V_{DS}=25\text{V}, f=1\text{MHz}$	400	511	615	pF
C_{oss}	Output Capacitance		40	51	65	pF
C_{rss}	Reverse Transfer Capacitance		3.5	4.4	5.3	pF
R_g	Gate resistance	$V_{GS}=0\text{V}, V_{DS}=0\text{V}, f=1\text{MHz}$	3.3	4.2	6.3	Ω
SWITCHING PARAMETERS						
Q_g	Total Gate Charge	$V_{GS}=10\text{V}, V_{DS}=480\text{V}, I_D=4\text{A}$		15	18	nC
Q_{gs}	Gate Source Charge			3	3.6	nC
Q_{gd}	Gate Drain Charge			7.6	9.1	nC
$t_{D(on)}$	Turn-On DelayTime	$V_{GS}=10\text{V}, V_{DS}=300\text{V}, I_D=4\text{A}, R_G=25\Omega$		20.2	30	ns
t_r	Turn-On Rise Time			28.7	42	ns
$t_{D(off)}$	Turn-Off DelayTime			36	51	ns
t_f	Turn-Off Fall Time			27	40	ns
t_{rr}	Body Diode Reverse Recovery Time	$I_F=4\text{A}, dI/dt=100\text{A}/\mu\text{s}, V_{DS}=100\text{V}$		212	254	ns
Q_{rr}	Body Diode Reverse Recovery Charge	$I_F=4\text{A}, dI/dt=100\text{A}/\mu\text{s}, V_{DS}=100\text{V}$		1.6	1.9	μC

A. The value of $R_{\theta JA}$ is measured with the device in a still air environment with $T_A=25^\circ\text{C}$.

B. The power dissipation P_D is based on $T_{J(\text{MAX})}=150^\circ\text{C}$, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C. Repetitive rating, pulse width limited by junction temperature $T_{J(\text{MAX})}=150^\circ\text{C}$. Ratings are based on low frequency and duty cycles to keep initial $T_J=25^\circ\text{C}$.

D. The $R_{\theta JA}$ is the sum of the thermal impedance from junction to case $R_{\theta JC}$ and case to ambient.

E. The static characteristics in Figures 1 to 6 are obtained using $<300\mu\text{s}$ pulses, duty cycle 0.5% max.

F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of $T_{J(\text{MAX})}=150^\circ\text{C}$. The SOA curve provides a single pulse rating.

G. $L=60\text{mH}, I_{AS}=2.5\text{A}, V_{DD}=150\text{V}, R_G=25\Omega$, Starting $T_J=25^\circ\text{C}$

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Fig 1: On-Region Characteristics




Figure 2: Transfer Characteristics




Figure 3: On-Resistance vs. Drain Current and Gate Voltage




Figure 4: On-Resistance vs. Junction Temperature




Figure 5: Break Down vs. Junction Temperature




Figure 6: Body-Diode Characteristics (Note E)

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 7: Gate-Charge Characteristics




Figure 8: Capacitance Characteristics




Figure 9: Maximum Forward Biased Safe Operating Area for AOT4N60 (Note F)




Figure 10: Maximum Forward Biased Safe Operating Area for AOTF4N60 (Note F)




Figure 11: Maximum Forward Biased Safe Operating Area for AOTF4N60L (Note F)




Figure 12: Current De-rating (Note B)

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 13: Normalized Maximum Transient Thermal Impedance for AOT4N60 (Note F)




Figure 14: Normalized Maximum Transient Thermal Impedance for AOTF4N60 (Note F)








Figure 15: Normalized Maximum Transient Thermal Impedance for AOTF4N60L (Note F)



Gate Charge Test Circuit & Waveform





Resistive Switching Test Circuit & Waveforms




Unclamped Inductive Switching (UIS) Test Circuit & Waveforms



Diode Recovery Test Circuit & Waveforms



TO-220AB Package Information



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min.	Max.	Min.	Max.
A	4.400	4.600	0.173	0.181
A1	2.250	2.550	0.089	0.100
b	0.710	0.910	0.028	0.036
b1	1.170	1.370	0.046	0.054
c	0.330	0.650	0.013	0.026
c1	1.200	1.400	0.047	0.055
D	9.910	10.250	0.390	0.404
E	8.9500	9.750	0.352	0.384
E1	12.650	12.950	0.498	0.510
e	2.540 TYP.		0.100 TYP.	
e1	4.980	5.180	0.196	0.204
F	2.650	2.950	0.104	0.116
H	7.900	8.100	0.311	0.319
h	0.000	0.300	0.000	0.012
L	12.900	13.400	0.508	0.528
L1	2.850	3.250	0.112	0.128
V	7.500 REF.		0.295 REF.	
Φ	3.400	3.800	0.134	0.150

TO-220F Package Information